

|             |            |           |      |
|-------------|------------|-----------|------|
| Serial No.: | 09/870,531 | Art Unit: | 2827 |
|-------------|------------|-----------|------|

Please amend the paragraph [0010] beginning at page 4, line 13 to read as follows:

-- [0010] One of the problems with using silicon based structures for electronic packaging applications is to be able to provide a highly reliable product by employing an efficient method of forming vias through a membrane thin silicon substrate, i.e. from the bottom surface through the silicon to the top of the silicon where the wiring structure is fabricated. ~~[The]~~ **That** requires forming the vias without breaking the fragile membrane thin wafer and yet performing the task with a highly competitive manufacturing cost. - -

#### IN THE CLAIMS

1 1. (Amended) A method for fabricating a silicon based package (SBP) ~~[comprising]~~ in the  
2 sequence as follows:

3 [start] starting with a wafer composed of silicon and having a first surface and a reverse  
4 surface which are planar as the base for the SBP,

5 then forming an interconnection structure including multilayer conductor patterns over the  
6 first surface,

7 then forming a protective overcoat layer over the interconnection structure.

8 then forming a temporary bond between the protective overcoat layer of the SBP and a  
9 wafer holder, with the wafer holder being a rigid structure,

10 then thinning the reverse surface of the wafer to a desired thickness to form an ultra thin  
11 silicon wafer (UTSW) for the SBP,

12 then forming via holes which extend through the UTSW, and

13 then forming metallization in the via holes with the metallization extending through the  
14 UTSW.

FIS9-2000-0412-US1

- 12 -

|             |            |           |      |
|-------------|------------|-----------|------|
| Serial No.: | 09/870,531 | Art Unit: | 2827 |
|-------------|------------|-----------|------|

1 14. (Amended) A method for fabricating a silicon based package (SBP) comprising:

2 providing a base for the SBP comprising a wafer composed of silicon and having a first  
3 surface and a reverse surface which are planar,

4 then forming via holes which extend partially through the wafer from the first surface  
5 towards the reverse surface with the each via hole having a base thereof which is closest to the  
6 reverse surface,

7 then forming a dielectric layer covering the first surface of the silicon wafer and the via  
8 holes with distal portions of the dielectric layer being located at the bases of the via holes, so that  
9 the distal portions are closest to the reverse surface,

10 then forming metal vias in the via holes on the dielectric layer with proximal ends being  
11 located at the first surface and distal ends of the metal vias being located on the distal portions of  
12 the dielectric layer, thereby being closest to the reverse surface,

13 then forming an interconnection structure including multilayer conductor patterns over the  
14 metal vias and the dielectric layer,

15 then forming a protective overcoat layer over the interconnection structure.

16 then forming a temporary bond between the protective overcoat layer of the SBP and a  
17 wafer holder, with the wafer holder being a rigid structure leaving the reverse surface of the wafer  
18 exposed,

19 then thinning the reverse surface of the wafer to a desired thickness to form an ultra thin  
20 silicon wafer (UTSW) for the SBP exposing the distal portions of the dielectric layer covering the  
21 distal ends of the metal vias, and

22 then removing the distal portions of the dielectric layer exposing the distal ends of the  
23 metal vias which extend through the UTSW.

Cancel claims 17-24 without prejudice to prosecution thereof in a divisional application.

Add the following claims:

**FIS9-2000-0412-US1**

- 13 -

|                    |                   |                  |             |
|--------------------|-------------------|------------------|-------------|
| <b>Serial No.:</b> | <b>09/870,531</b> | <b>Art Unit:</b> | <b>2827</b> |
|--------------------|-------------------|------------------|-------------|

1 25. A method for fabricating a Silicon Based Package (SBP) in the sequence as follows:

2 starting with a wafer composed of silicon and having a first surface and a reverse surface  
3 which are planar as the base for the SBP,

4 then forming an interconnection structure including multilayer conductor patterns over the  
5 first surface,

6 then forming a protective overcoat layer composed of polyimide over the interconnection  
7 structure,

8 then forming a temporary bond between the protective overcoat layer of the SBP and a  
9 wafer holder, with the wafer holder being a rigid structure,

10 then thinning the reverse surface of the wafer to a desired thickness to form an Ultra Thin  
11 Silicon Wafer (UTSW) for the SBP,

12 then forming via holes which extend through the UTSW, and

13 then forming metallization in the via holes with the metallization extending through the  
14 UTSW.

1 26. The method of claim 25 including:

2 forming the temporary bond with polyimide, and

3 releasing the temporary bond by laser ablation.

1 27. A method for fabricating a silicon based package (SBP) comprising:

2 providing a base for the SBP comprising a wafer composed of silicon and having a first  
3 surface and a reverse surface which are planar,

4 then forming via holes which extend partially through the wafer from the first surface  
5 towards the reverse surface with the each via hole having a base thereof which is closest to the  
6 reverse surface,

|                    |                   |                  |             |
|--------------------|-------------------|------------------|-------------|
| <b>Serial No.:</b> | <b>09/870,531</b> | <b>Art Unit:</b> | <b>2827</b> |
|--------------------|-------------------|------------------|-------------|

7 then forming a dielectric layer covering the first surface of the silicon wafer and the via  
8 holes with distal portions of the dielectric layer being located at the bases of the via holes, so that  
9 the distal portions are closest to the reverse surface,

10 then forming metal vias in the via holes on the dielectric layer with proximal ends being  
11 located at the first surface and distal ends of the metal vias being located on the distal portions of  
12 the dielectric layer, thereby being closest to the reverse surface,

13 then forming an interconnection structure including multilayer conductor patterns over the  
14 metal vias and the dielectric layer,

15 then forming a protective overcoat layer composed of polyimide over the  
16 interconnection structure,

17 then forming a temporary bond between the protective overcoat layer of the SBP and a  
18 wafer holder, with the wafer holder being a rigid structure leaving the reverse surface of the wafer  
19 exposed,

20 then thinning the reverse surface of the wafer to a desired thickness to form an Ultra Thin  
21 Silicon Wafer (UTSW) for the SBP exposing the distal portions of the dielectric layer covering  
22 the distal ends of the metal vias, and

23 then removing the distal portions of the dielectric layer exposing the distal ends of the  
24 metal vias which extend through the UTSW.

1 28. The method of claim 27 including:

2 forming the temporary bond with polyimide, and

3 releasing the temporary bond by laser ablation.